Optimized design and investigation of novel reversible toffoli and peres gates using QCA techniques

Patidar, Mukesh and Arul Kumar, D and William, P and Babu Loganathan, Ganesh and Mohathasim Billah, A and Manikandan, G (2024) Optimized design and investigation of novel reversible toffoli and peres gates using QCA techniques. Measurement: Sensors, 32. ISSN 2665-9174

Text (Research Article) 1-s2.0-S2665917424000126-main.pdf - Published Version Download (10MB)

Abstract

The QCA is a revolutionary dominating transistor-less computational nanotechnology based on quantum dots. As such, it might be used in the next generation of quantum computational nano-electronics devices. New molecular materials like QCA are being developed for use in nanoscale devices and cables. The major objective of this research is to optimize the design and investigate numerous properties of a QCA reversible logic circuit design. These locations include, limited Toffoli Gate (TG) and Peres Gate (PG). To address the key problems associated with the physical integration of digital circuits is power consumption and power dissipation which leads to synchronization issues, this research proposes a novel reversible logic gates (RLG-TG) a single layer coplanar approach. RLG designs with minimal design area, latency, and quantum cell count (QCA) are given and implemented using a Bijection functional method. Using the QD-E (Energy) tool, the first-order energy dissipation of the proposed shape and the impact of output bias cell temperature are also investigated. The proposed circuit designs were tested using the CVSE parameters, which had high clock signal saturation energies of 9.8e-22 d (Jules), recovery times for damping factors of 1e-15 s, and relative dielectric constants of 12.90 for GaAs and AlGaAs. The number of quantum cells used by the described new RLG-TG and RLG-PG designs is decreased by 38.23 % and 21.14 %, respectively, when compared to the optimal RLG designs employed in the state-of-the-art RLG designs. In this investigation of the proposed four-bit EPG and OPG circuits occupies 18.91 % and 38.27 % less design area, requires 46.15 % and 46.25 % less number of cells, and both designs has been 66.66 % improvement in delay.

Actions (login required)

View Item